**REFERENCES**

**BOOKS**

1. “CMOS Digital Integrated Circuits”

Sung Mo Kang, Yusuf Leblebici

Mc Graw Hill Edition

1. “Introduction to VLSI Circuits and Systems”

John P. Uyemura

WILEY-INDIA Edition

**PAPERS**

1. Arash Azizi Mazreah, Mohammad Noorollahi Romani, Mohammad Taghi Manzuri and Ali Mehrparvar, “A low power and high density cache memory on novel SRAM cell”, IEICE Electronics Express, Vol.6, August 2009
2. Stefan Cosemans, Wim Dehaene and Francky Catthoor, “A Low-Power Embedded SRAM for Wireless Applications”, IEEE Journal of Solid- State circuits, Vol. 42, No.7, July2007
3. Karandikar and K.K. Parhi, “Low power SRAM design using hierarchical divided bit-line approach,” in Proc. Int. Conf. Computer Design, VLSI in Computers and Processors, 1998, pp. 82–88
4. Kaushik Roy, Saibal Mukhopadhyay and Hamid Mahmoodi Meimand, “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits”, Proceedings of the IEEE, vol. 91, no. 2, February 2003.

**URLs**

1. http://en.wikipedia.org/wiki/Threshold\_voltage
2. http://en.wikipedia.org/wiki/MOSFET
3. http://people.equars.com/marco/poli/phd/node20.html
4. http://webpages.eng.wayne.edu/cadence/ECE7570/doc/DIFFAMP3\_2.pdf